Investigation of Scratchpad Memory for Preemptive Multitasking

Jack Whitham, <u>Robert I. Davis</u> and Neil Audsley* Sebastian Altmeyer** Claire Maiza***

* RTS Group, University of York (UK)
** Compiler Design Lab, Saarland University (Germany)
*** Verimag, INP Grenoble (France)

<u>Part 1</u>

In this paper...

 We compare two varieties of local memory, for a preemptive multitasking real-time system, using schedulability tests for the comparison

Schedulability Test

- Given a task set:
 - *n* tasks: $\tau_1, \tau_2, ..., \tau_n$
 - Deadline, period, etc. defined for each $\boldsymbol{\tau}$
- and given a system:
 - CPU, memory, RTOS, resource policies
- are the tasks guaranteed to meet their deadlines?
 - Are they *schedulable*?

Schedulability Comparison

- Two schedulability tests together
- Same task set:
 - *n* tasks: $\tau_1, \tau_2, ..., \tau_n$
 - Deadline, period, etc. defined for each $\boldsymbol{\tau}$
- Two different systems:
 - CPU, memory, RTOS, resource policy 1
 - CPU, memory, RTOS, resource policy 2
- Interesting case: when the task set is schedulable with one system and not the other

Local Memory

- External memory accesses are *slow* (latency)
- Tasks store frequently-used code/data in local memory
- Two alternative ways to manage local memory:
 - Cache
 - Scratchpad Memory (SPM)

Local Memory: Cache

- Cache holds a copy of recently-accessed code/data from external memory
 - Cache is filled as a side-effect of execution



Local Memory: Cache

- Easy to write tasks that use cache
- Quite difficult to analyse tasks that use cache
- Determining a precise bound on the execution time:
 - Not possible for all types of cache (pessimism, tool support)
 - Not possible for all types of task

Local Memory: SPM

- SPM is used explicitly by the task
 - Code/data moved to/from SPM as required



Local Memory: SPM

- Easy timing analysis
- But, it is harder to write tasks that use SPM
 - Tricky memory management issues
 - Limited tool support
- Cache vs. SPM may be regarded as a tradeoff between difficulty of programming and difficulty of timing analysis

Preemptive Multitasking

 At all times, the highest priority runnable task is executed by the CPU



Multitasking and Cache

- If local memory is cache:
 - Cache hardware is not aware of task switches
 - Different tasks compete for cache space and can evict each other's cache blocks (e.g. due to preemption)
 - Schedulability test considers the time cost of reloading evicted cache blocks

Multitasking and SPM

- If local memory is SPM:
 - SPM is not aware of task switches
 - RTOS must manage SPM as part of the task context
 - To do this, we apply a "multitasking SPM reuse scheme" (MSRS) at run-time*
 - MSRS pages SPM space in/out as required
 - Schedulability test considers the time cost of paging

<u>Part 2</u>

Preemption-related delays and response time analysis

Response Time Analysis (RTA)

• Worst-Case Response Time, R_i – the maximum interval between release and completion of τ_i



Response Time Analysis (RTA)

• The famous RTA equation determines R_i:

$$R_{i} = C_{i} + \sum_{j \in \text{hp}(i)} \left[\frac{R_{i}}{T_{j}} \right] C_{j}$$

Execution of τ_{i}
Interference (from higher priority tasks)

• Used as a schedulability test: $R_i \leq D_i$

Idealism 1

• Eqn ignores context switching time



Incorporated by adding CS^{to}, CS^{from} to RTA equation

Idealism 2

• Eqn ignores blocking time



Incorporated by adding B_i to RTA equation (blocking due to task τ_i)

Idealism 3

- Eqn ignores *preemption related delay*
 - Distinct from blocking, context switching
- Preemption related delay is additional execution time imposed upon low-priority tasks as a result of preemption

Preemption Related Delay

• X is a resource used by both tasks:



Non-ideal RTA Equation $R_i = C_i + \sum_{j \in \text{hp}(i)} \left| \frac{R_i}{T_j} \right| C_j \quad \underset{\text{interference only}}{\text{Execution and}}$ $R_i = B_i + CS^{\text{to}} + C_i + \sum_{i \in \text{hp}(i)} \left| \frac{R_i}{T_j} \right| (CS^{\text{to}} + C_j + CS^{\text{from}} + \gamma_{i,j})$

Execution and interference, contextswitching, blocking, and preemption-related delay

- Preemption-related delay caused by eviction of cache blocks
- Consider a small cache containing two blocks A, B
- Cache states represented as:



• Example of CRPD:



• Example of CRPD:



• Example of CRPD:



CRPD Modeling

- CRPD may be bounded by considering the size of set unions and intersections:
 - The set of cache blocks used by a task (evicting cache blocks, ECBs)
 - The set of cache blocks reused by a task (useful cache blocks, UCBs)
- Various investigations in previous work*

Scratchpad-Related Preemption Delay (SRPD)

- Preemption-related delay is caused by "multitasking SPM reuse scheme" (MSRS)
- RTOS pages SPM space in/out at each context switch as required by each task
- The time cost of paging is SRPD

MSRS

- Multitasking SPM Reuse Scheme
- Example: τ_1 uses 1 SPM block, τ_2 uses 2



Part 3

Experiments and Results

Experimental Implementation

• Working model built on FPGA:



- Has both SPM and Cache (use one or the other)
- DMA unit for fast copies to/from SPM





Generated task sets

- Tasks are benchmark programs
- WCET analysis using aiT software
- System timings ("Save" / "Restore" etc.) from FPGA implementation
- Tasks partitioned into regions for SPM



 Upper bound on preemption-related delay computed by either CRPD or SRPD for each pair of tasks



- Response-time analysis using CRPD/SRPD
- Task periods are the same for both systems
- Other parameters (e.g. *C*, *B*) are somewhat implementation-dependent



Schedulability test repeated for 100,000 task sets for each utilization
 U = {0.01, 0.02, ..., 0.99}
 and for both types of system

Results



size 15 generated

Fig 5, simplified, SRPD-RTA (real) and CRPD only



MSRS and Cache Comparison

- Incomparable
 - Some task sets are schedulable with one and not the other – neither *dominates*
- When is each preferable?
- A weighted measure of schedulability allows us to compare across many different utilisations
 - Approximately, the area under the curve —



utilisation

Effect of Task Set Size



Contention for local memory

- MSRS is most successful when there is a great deal of contention for local memory space
 - e.g. many tasks
 - e.g. small local memory

Contention for local memory

- Contention for *cache blocks* occurs whenever a preempting task evicts a block being reused by a preempted task
 - More likely with more tasks
 - More likely with smaller memory
- Contention for SPM blocks always occurs
 - Cost is independent of the number of tasks
 (Cost depends only on the preempting task)

Observations

- MSRS is similar to cache for schedulability
 - Results are (generally) close
 - Some task sets are better suited to cache or MSRS, due to contention
- MSRS may be improved
 - We assumed a naïve implementation
 - Subsequent work considers improvements

Conclusions

- Compared two approaches for sharing local memory between tasks in a realtime system (cache/MSRS)
- MSRS is better than cache for some task sets – in most cases, it is similar
- Both local memory types are valid choices for real-time systems

Thank you!

LSI's question



Is the highest priority task more likely to miss a deadline with MSRS? According to our experiments, this isn't significant. We performed SRPD-RTA and CRPD-RTA for task sets randomly picked with U in [0.3, 0.8] and n = 15, and if a task set was schedulable with only one, we found the highest-priority task that missed its deadline and added it to this chart. \rightarrow Whether you use cache or MSRS, there is a similar distribution. \rightarrow The usual cause for higher priorities is *blocking*, not MSRS

Effect of Local Memory Size



The set of available benchmarks depends on the memory size – which is why the graph has this strange step shape. The SPM approach cannot make use of more than about 2Kb – but the cache can, which is why it does really well with large local memory Baseline was 128 blocks (2⁷)

Simulator Trace (MSRS)



Simulator trace of an RTOS with four tasks (plus idle) running with MSRS. Black line = execution. Coloured marks = MSRS operations.

Simulator Trace (Cache)



Previous slide, replotted for cache. Coloured marks represent cache misses. Some of these are due to preemption.