#### A Generic and Compositional Framework for Multicore Response Time Analysis

Sebastian Altmeyer, Robert I. Davis Leandro Indrusiak, Claire Maiza Vincent Nelis, Jan Reineke

**RTNS 2015** 


Motivation and Context

#### Multicore Response Time Analysis

**Evaluation** 

Conclusions

# Multicore Timing Verification: Traditional Approach



Implicit assumptions:

- Tasks can be analyzed independently
- WCETs are context independent

Non-pre-emptive uniprocessor:




Pre-emptive uniprocessor:


$$\tau_2$$
  $\tau_3$ 


works relatively well


works well




















What is the context-independent worst-case delay?





What is the context-independent worst-case delay?






What is the context-independent worst-case delay?







Memory Access

 $\Rightarrow$  Highly inflated execution time bounds (multicore may perform worse than single cores)




#### Isolate tasks from each other, remove interference







#### Isolate tasks from each other, remove interference





#### Memory Access







Isolate tasks from each other, remove interference








Isolate tasks from each other, remove interference



- One, all-combining analysis
- Analyze exact interleavings


- One, all-combining analysis
- Analyze exact interleavings



#### Memory Access

Promises best precision


- One, all-combining analysis
- Analyze exact interleavings



Memory Access↔ Jitter

Promises best precision


- One, all-combining analysis
- Analyze exact interleavings



Memory Access↔ Jitter


Promises best precision

- One, all-combining analysis
- Analyze exact interleavings




Promises best precision, but very high complexity. Too high?

# Multicore Timing Verification: Comparisons




# Multicore Timing Verification: Comparisons




# Interference Analysis

#### Decompose




 $\Rightarrow$ 



# Interference Analysis

#### Decompose




and re-assemble



# Interference Analysis


#### Decompose



and re-assemble



over the response time:



**Motivation and Context** 


#### Multicore Response Time Analysis

Evaluation

Conclusions


# Analysis Framework

#### Multicore architecture with shared components:



# Analysis Framework

Multicore architecture with shared components:




What is the impact of each component on a task's response time:

 $R_i =$  Delay on the core +

Delay on the bus/local memory +


Delay on the global memory

# Targeted Processor Model



- $\ell$  identical cores  $\{P_1, \ldots, P_\ell\}$ ,
- fixed-priority pre-emptive scheduling, partitioned tasks
- one shared bus
- local memories
- a global memory (DRAM)

# Impact of the Multicore Components



Core How long does it take to execute a task? Local Memory How many memory requests go to the bus? Bus How many competing accesses can occur? Global Memory How many DRAM refreshes can occur?

### Core: Processor Demand



How long does it take to execute a task?


Provides:

processor demand PD of a task

i.e., execution time without any interference, memory delays, etc.

# Local Memory: Memory Demand

 $MEM(o) = (MD, \overline{UCB}, ECB)$ 



How many memory requests go to the bus?

Provides:

- memory demand MD, i.e., # bus accesses
- metrics for the pre-emptions costs (UCB,ECB)

**Bus: Competing Accesses** 



How many competing accesses can occur?

Provides:

• #bus accesses that delay task  $\tau_i$  on processor  $P_x$  during time t

**Bus: Competing Accesses** 



How many competing accesses can occur?

Provides:

• #bus accesses that delay task  $\tau_i$  on processor  $P_x$  during time t

Uses


S(t) #competing accesses on same core

A(t) #competing accesses on all other cores

Derived using output of the memory function: MD, UCBs and ECBs

### DRAM: Number of DRAM refreshes

DRAM(t, m)




How many DRAM refreshes can occur?

Provides:

#DRAM refreshes during time t with up to m memory accesses

### Which components can we model so far?



Core: any timing-compositional core

- Local Mem.: Scratchpads, LRU/DM caches, partitioned caches, uncached systems (all for instruction and data)
  - Bus: Fixed-Priority Bus, TDMA, Round-Robin, Processor Priority
  - DRAM: burst refreshes, distributed refreshes

and any combination thereof.

# From Component Model to Interferences

 $I^{C}(i, x, R_{i})$ 

Interference/Delay of component *C* during the response time  $R_i$  of task  $\tau_i$  executing on processor  $P_x$ 

## From Component Model to Interferences

 $I^{C}(i, x, R_{i})$ 

Interference/Delay of component *C* during the response time  $R_i$  of task  $\tau_i$  executing on processor  $P_x$ 

$$I^{\mathsf{PROC}}(i, x, t) = \sum_{j \in \Gamma_x \land j \in \mathsf{hp}(i)} \left[\frac{t}{T_j}\right] \mathsf{PD}_j$$

# From Component Model to Interferences

 $I^{C}(i, x, R_{i})$ 

Interference/Delay of component *C* during the response time  $R_i$  of task  $\tau_i$  executing on processor  $P_x$ 

$$\mathcal{P}^{\mathsf{PROC}}(i, x, t) = \sum_{j \in \Gamma_x \land j \in \mathsf{hp}(i)} \left[ \frac{t}{T_j} \right] \mathsf{PD}_j$$

 $I^{\text{BUS}}(i, x, t) = \text{BUS}(i, x, t) \cdot d_{\text{main}}$ 

where  $d_{main}$  is the bus access latency to the global memory.

# From Component Model to Interferences

 $I^{C}(i, x, R_{i})$ 

Interference/Delay of component *C* during the response time  $R_i$  of task  $\tau_i$  executing on processor  $P_x$ 

$$\mathsf{PROC}(i, x, t) = \sum_{j \in \Gamma_x \land j \in \mathsf{hp}(i)} \left[ \frac{t}{T_j} \right] \mathsf{PD}_j$$


 $I^{\text{BUS}}(i, x, t) = \text{BUS}(i, x, t) \cdot d_{\text{main}}$ 

where  $d_{main}$  is the bus access latency to the global memory.

 $I^{\text{DRAM}}(i, x, t) = \text{DRAM}(t, \text{BUS}((i, x, t)) \cdot d_{\text{refresh}})$ 

where  $d_{\text{refresh}}$  is the refresh latency.

# Multicore Response Time Analysis



$$R_i = \mathsf{PD}_i + I^{\mathsf{PROC}}(i, x, R_i) + I^{\mathsf{BUS}}(i, x, R_i) + I^{\mathsf{DRAM}}(i, x, R_i)$$

(solved via fixed-point iteration)

Task set feasible, if:

 $\forall i : R_i \leq D_i$ 

Motivation and Context


#### Multicore Response Time Analysis

Evaluation

Conclusions

# Proof-of-Concept Instantiation

System based on the ARM Cortex A5:




- 4 cores, separate instruction and data caches, FP/FIFO/TDMA bus, and distributed DRAM controller.
- Compared different configurations for a large number of randomly generated task sets

# Randomly generated task sets


#### Task set parameters


- > 32 tasks in total, with 8 tasks per core, uniform core utilization
- each task was randomly assigned a task from Mälardalen benchmark suite (see table)
- implicit deadlines
- priorities in deadline monotonic order.


Name	# Instr. (PD)	Read/Write	MD	UCB	ECB
adpcm_enc	628795	124168	38729	155	346
bsort100	272715	1305613	25464	31	135
compress	8793	3358	993	74	174
fdct	5923	3098	1088	67	193
Ims	3023813	373874	120821	150	276
nsichneu	8648	4841	1582	397	589
:	:	:	:	:	:
· ·	•	•	•	· ·	•




23 / 26











Fixed-Priority Bus: work-conserving, best performance



perfect bus: theoretical upper bound on the performance

## Results: Bus Utilization



better results: bus/global memory is the bottleneck

**Motivation and Context** 

#### Multicore Response Time Analysis

Evaluation

Conclusions

## Conclusions

Multicore Response Time Analysis framework

- based on interference modelling
- directly aiming at response time
- parametric in the hardware configuration
- extensible to other sources of interference
- but ignores overlapping

Proof-Of-Concept Implementation

- based on ARM Cortex A5
- temporal isolation not needed
- promising results for work-conserving bus policies

#### Questions?