| explore Project Status (09/25/2015 - 10:05:44) | |||
| Project File: | explore.xise | Parser Errors: | No Errors |
| Module Name: | explore | Implementation State: | Fitted |
| Target Device: | xc9572xl-5VQ44 |
|
No Errors |
| Product Version: | ISE 14.7 |
|
11 Warnings (6 new) |
| Design Goal: | Balanced |
|
|
| Design Strategy: | Xilinx Default (unlocked) |
|
|
| Environment: | System Settings |
|
|
| Detailed Reports | [-] | |||||
| Report Name | Status | Generated | Errors | Warnings | Infos | |
| Synthesis Report | Current | Fri Sep 25 14:48:09 2015 | 0 | 11 Warnings (6 new) | 4 Infos (0 new) | |
| Translation Report | Current | Fri Sep 25 14:48:13 2015 | 0 | 0 | 0 | |
| CPLD Fitter Report (Text) | Current | Fri Sep 25 14:48:17 2015 | 0 | 1 Warning (1 new) | 1 Info (1 new) | |
| Power Report | ||||||
| Secondary Reports | [-] | ||
| Report Name | Status | Generated | |
| Post-Fit Simulation Model Report | |||