wall_system Project Status (10/14/2015 - 16:57:54) | |||
Project File: | Wall.xise | Parser Errors: | No Errors |
Module Name: | wall_system | Implementation State: | Fitted |
Target Device: | xc9572xl-5VQ44 |
|
No Errors |
Product Version: | ISE 14.7 |
|
10 Warnings (10 new) |
Design Goal: | Balanced |
|
|
Design Strategy: | Xilinx Default (unlocked) |
|
|
Environment: | System Settings |
|
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | Current | Fri Oct 16 16:18:57 2015 | 0 | 10 Warnings (10 new) | 1 Info (1 new) | |
Translation Report | Current | Fri Oct 16 16:19:02 2015 | 0 | 0 | 0 | |
CPLD Fitter Report (Text) | Current | Fri Oct 16 16:19:04 2015 | 0 | 1 Warning (1 new) | 1 Info (1 new) | |
Power Report |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
Post-Fit Simulation Model Report |